UNITED STATES PATENT APPLICATION

MULTI-LAYER CHIP CAPACITOR

INVENTOR

Larry Eugene Mosley

Schwegman, Lundberg, Woessner & Kluth, P.A.
1600 TCF Tower
121 South Eighth Street
Minneapolis, MN 55402
ATTORNEY DOCKET SLWK 884.240US1
Client Reference P8037

10

15

20

Multi-Layer Chip Capacitor

Technical Field of the Invention

The present invention relates generally to capacitors and in particular the present invention relates to multi-layer integrated circuit capacitors.

Background of the Invention

Integrated circuit devices operate using one or more power supplies. These power supplies traditionally have sufficient voltage and power to supply numerous circuits without interruption. Power supplies, however, have been decreasing in size. This forces the integrated circuit manufactures to decrease operating voltages and power requirements.

Under normal circumstances a power supply will be able to provide sufficient power to all circuits coupled to the supply. However, voltage drops on power supply lines can occur when there is a sudden increase in demand for power. This lower voltage can reduce switching times of the transistors in a circuit coupled to the supply. This in turn can cause a loss in performance of the circuit.

Decoupling capacitors can be provided in a circuit that is coupled to the power supply to minimize this voltage drop. That is, a decoupling capacitor stores a charge that helps stabilize changes in the voltage supply line. The response of these decoupling capacitors depends on the inductance and resistance of the capacitor and the amount of capacitance available. Fabricating decoupling capacitors in the same integrated circuit provides difficulty in obtaining sufficient capacitance for reliable decoupling.

An alternate approach is to provide numerous discrete capacitors external to a circuit package. These discrete capacitors are typically attached in parallel to a package, or circuit board. Physical space must be left between the capacitors for placement handling and soldering to the package. The spacing requires longer interconnect lines that results in higher inductance/resistance and less capacitance due to the wasted space

25

30

and the terminal spacing on the capacitors. In addition the capacitors have edge terminations that have higher inductance and resistance.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a decoupling capacitor that has more capacitance while controlling resistance and inductance characteristics.

Brief Description of the Drawings

Figure 1 illustrates a system of the present invention including a decoupling capacitor;

Figure 2 illustrates a cross-section view of one embodiment of a capacitor according to the present invention;

Figure 3 illustrates a top view of one embodiment of a capacitor according to the present invention;

Figure 4 illustrates a top view of one embodiment of a capacitor according to the present invention;

Figure 5 illustrates a cross-section view of another embodiment of a capacitor according to the present invention;

Figure 6 illustrates a cross-section view of another embodiment of a capacitor according to the present invention;

Figure 7 illustrates an embedded capacitor embodiment according to one embodiment of the present invention;

Figure 8 illustrates a cross-section view of another embodiment of a capacitor according to the present invention; and

Figure 9 illustrates an embedded capacitor package.

Detailed Description of the Invention

In the following detailed description of embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of

20

illustration specific embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the claims.

The present invention provides a multi layer thin film capacitor that can be used as a decoupling capacitor to stabilize a voltage provided by a power supply. The capacitor can be fabricated with inductance and resistance values typically seen only in thin film capacitors, but with the capability of obtaining a much higher capacitance. In one embodiment, the present invention provides a single discrete component that has a lower inductance and resistance due to increased contact locations on the capacitor body.

Many integrated circuits use a mounting technique based on controlled collapse chip connection (C4) sites. In the present invention, a large number of C4 sites decreases the resistance and the inductance of the capacitor because the current does not have to travel very far to reach a terminal. The C4 sites improve the performance of the capacitor as a decoupling capacitor. Techniques for mounting integrated circuits to circuit boards using C4 interconnects are well known in the art and a detailed description is not provided herein. The present invention allows a stand alone integrated circuit to be fabricated. Thus, real estate of an existing integrated circuit does not have to be sacrificed to include a relatively large decoupling capacitor.

Referring to Figure 1, a system 100 is generally illustrated that includes an integrated circuit 104, a power supply 102 and an external decoupling capacitor 106. The capacitor 106 is located external of the circuit 104 and fabricated as an integrated circuit device. In one embodiment, the capacitor is mounted on a circuit board 110, also called a package, physically adjacent to the circuit. The circuit board can be a mother board and circuit 104 can be a processor circuit. Both the circuit and the capacitor can be mounted to the package using C4 sites. In operation, the decoupling capacitor stores

This al

6.5 NA.

25

30

a charge on its plates. This charge is then used to provide power if the supply (Vcc) drops. It is understood that the capacitor will discharge if the supply voltage drops too far or for an extended period of time. The decoupling capacitor, therefore, is intended to assist in maintaining an adequate voltage supply for short periods where the voltage supply may dip.

Figure 2 illustrates a cross-section of a capacitor of one embodiment of the present invention. The capacitor is fabricated on a substrate 202. Numerous layers of conductor 204 material separated by dielectric 208 are fabricated over the substrate. The conductive layers can be fabricated from any conductive material, such as but not limited to aluminum, copper of a metal alloy. The dielectric layers can be fabricated from any suitable dielectric, such as but not limited to BaSrTiO₃ (referred to herein as BST).

The BST and metal layers can be fabricated in layered strips, and alternating conductive layers are connected together. In an alternate embodiment, the BST and metal layers can be fabricated as full layers. Electrical connections are illustrated in Figure 2. It will be appreciated that the plates of the capacitor are interchangeable between Vcc and Vss connections of the power supply. The conductor and dielectric layers are covered with a dielectric material 206. This dielectric material can comprise, but is not limited to, the same material as dielectric layers 208. Vias 210 are fabricated through the dielectric material 206 to provide access to the conductive layers. The vias are then filled, or plated, with a conductive material to provide electrical interconnects to the conductive layers.

The number and size of the vias can be selected to reduce resistance of the capacitor interconnects and allow for C4 mounting to a package. The vias can be connected together in one of three ways. The first interconnect method includes fabricating conducting interconnects on a top surface of the capacitor. These interconnects can be conductive strips that run perpendicular to the conductive strip layers. A second embodiment provides interconnects on a package, or circuit board. The vias, therefore, are each coupled to the package. In a third embodiment, some of the vias are coupled using interconnect lines on the capacitor and some of the vias are

30

coupled using interconnect lines on the circuit board. Independent of how the vias-are connected, lands (pads) can be made on the top of the capacitor to form C4 connections to attach to the package substrate.

Referring to Figure 3, a top-view, or plan view, of one embodiment of a capacitor is illustrated. The capacitor includes a plurality of C4 lands 220 located generally above the vias. The lands are staggered such that interconnect lines 240 and 242 connect to alternate conductive layers. The interconnect lines 240 and 242, in this embodiment are located on a circuit board that the capacitor mounts on.

An alternate embodiment is illustrated in Figure 4. In this embodiment, alternating interconnect lines 250 and 252 are fabricated on the top of the capacitor structure. The interconnect lines can include C4 lands to mount the capacitor to a circuit board. It will be appreciated by those in the art with the benefit of the present description that different interconnect patterns can be used with the present invention.

Referring to Figure 5, a cross-section of an alternate embodiment capacitor 300 is illustrated. While the embodiment of Figure 2 included strips of conductors that formed a pyramid-shaped cross-section, the present embodiment can be fabricated with full layers of conductors. The capacitor includes a substrate 302. A first layer of conductor 304 is located over the substrate. An second conductive layer 308 is separated from the first conductor by dielectric layer 306. Likewise dielectric layers 310 and 314 surround a top conductor 312. First electrical vias 316 are used to connect the first and third conductors. A clearance is provided in layer 308 to isolate the first vias from the second conductor layer. Second vias 318 contact the second conductive layer. Clearance areas are provided in the first conductor to isolate the second vias from the first conductor layer. C4 lands 320 can be provided to allow the capacitor to be mounted to a circuit board. In this embodiment the conductor layers do not decrease in surface area as the number of layers increase.

It will be recognized by those skilled in the art that the present invention can include a variety of capacitor plates having different patterns. That is, the capacitor plates can be fabricated in different patterns to accommodate different C4 arrangements, and the present invention should not be limited to the layouts described herein.

INS

In another embodiment illustrated in Figure 6, the conductor layers are fabricated as described with reference to Figure 2. In this embodiment, however, the interconnect vias pass through the second conductor layer to connect both the top and bottom conductive layers using common vias. Again, a clearance area needs to be provided in the intermediate conductor to avoid shorts between the alternate conductor layers.

The present invention can be fabricated using known integrated circuit techniques. For example, the capacitor plates may be formed by any method, such as sputtering, chemical vapor deposition (CVD) or other deposition techniques. The top dielectric layer can be chemically/mechanically polished (CMP) to provide a planar surface for forming the C4 lands.

Figure 7 illustrates a cross section of an embedded capacitor embodiment comprising a capacitor 400 that is physically coupled to a dielectric layer 402. In one embodiment, the capacitor is attached to the dielectric using an adhesive. Vias 404 are then formed through the dielectric layer to expose electrical connections on the capacitor. The vias are then plated with a conductor to for an electrical interconnect to the capacitor. This embodiment, therefore, provides an alternate manner of coupling the capacitor to a circuit. Figure 8 illustrates another embodiment of the present invention where electrical vias 410 are formed through the substrate of the capacitor 400. The capacitor can be fabricated as explained herein, but with the additional electrical vias. These vias allow circuits to be coupled to both sides of the capacitor and provided a prove direct conductive path between the circuits.

includes interconnect lands on each side of the capacitor and can be fabricated as illustrated in Figure 8. The capacitor has a first circuit package 450 formed on the top of the capacitor and a second package circuit 460 formed on the bottom of the capacitor. The packages have at least one conductive layer 440 and dielectric layers. The conductive layers are coupled using vias 440. These vias can be formed using a laser and plating the opening created with the laser. Other techniques can be used to fabricate



15

and connect the package layers. The embodiment of Figure 9, therefore, illustrates that the capacitor can be embedded in a multi-layer circuit package.

Conclusion

A thin film capacitor has been described that includes multiple layers of conductors separated by dielectric material. The conductive layers are connected to interconnect lands using conductive vias. The interconnect lands can be C4 lands that allow the capacitor to be connected to a circuit board. In one embodiment, the capacitor is mounted on a circuit board in close proximity to a processor circuit. The multi layer capacitor of the present invention provides the ability to increase a capacitance value while lowering interconnect resistance and inductance.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.